A test condition is a particular behavior of the system under test (SUT) that we need to verify. It can be described as the following collection of points:
- If the SUT is in some state S1, and
- I exercise SUT in some way X, then
- the SUT should respond with R and
- the SUT should be in state S2.
Copyright © 2003-2008 Gerard Meszaros all rights reserved